

D/989/2 October 2001


Provisional Information

Features

- Reed-Solomon Encoder, Decoder and Error Correction
- MAC and Physical Layer Functions: Minimize Host μ Controller Burden and Power
- Tx and Rx Byte-Wide CDPD Frame FIFOs
- Encapsulates/De-Encapsulates CDPD Frames to/from Over-Air Baseband Signals
- Parallel Bus Hardware Interface to Host CPU
- 2.7V to 5.5V Supply, 28-Pin TSSOP Package

Applications

- CDPD (Cellular Digital Packet Data) Terminals
- PCMCIA/PC-Card Wireless Modem Modules
- Wireless Internet Terminals
- Portable and Mobile Wireless Data Terminals
- Line Power/Battery Applications
- 19.2kbps (BT = 0.5) Full Duplex GMSK Data Modems



1.1 Brief Description

The highly integrated CMX989 CDPD MAC and Data Pump Processor integrates complex CDPD MAC and physical layer functions to serve as a core engine for high performance, low power CDPD terminal designs. MAC layer functions decouple the host CPU from the CDPD airlink to simplify and reduce CDPD protocol stack programming, free CPU capacity for applications, eliminate interface components, and allow CPU sleep time for power savings. Physical layer functions mate MAC layer to baseband radio signals with minimal host involvement. MAC and physical layer functions are intelligently coupled to meet airlink timing requirements. For example: Tx emissions automatically start in synchronisation with Forward Channel busy/idle status. The Rx CDPD frame FIFO is automatically managed to wait for valid synchronization to occur when first started and after lost signal recovery.

The radio interface supports simple, low cost, VCO-based RF modulators and discriminator-based receivers. Independent, programmable gain Tx outputs are provided for software trimming and balancing of modulating signals.

The host CPU interface is FIFO based and organized in CDPD frames, to provide a simple programming interface with low service latency requirements. Over-the-air frames are automatically encapsulated and de-encapsulated and include complete Reed-Solomon encoding, decoding and error correction, colour code insertion and related functions. Device status bits are accessible and may be individually configured to interrupt the host via the parallel hardware interface. The CMX989 operates from a 2.7V to 5.5V supply over -40 to 85°C and comes in a 28-pin TSSOP package (CMX989E1).

CONTENTS

<u>Section</u>		<u>Page</u>
1.0	Features and Applications	1
1.1	Brief Description.....	1
1.2	Block Diagram	3
1.3	Signal List.....	4
1.4	External Components.....	6
1.5	General Description.....	7
	1.5.1 Principles of Operation.....	7
	1.5.2 Detailed Function List.....	9
	1.5.3 Software Description	10
1.6	Application Notes	21
	1.6.1 Operation Sequence	21
1.7	Performance Specification.....	25
	1.7.1 Electrical Performance.....	25
	1.7.2 Packaging.....	30

1.2 Block Diagram




Figure 1 Block Diagram


1.3 Signal List

Package E1	Signal		Description
Pin No.	Name	Type	
1	XTALN	O/P	The output of the on-chip oscillator
2	XTAL/CLOCK	I/P	The input to the on-chip oscillator, for external Xtal circuit or clock
3	IRQN		A 'wire-ORable' output for connection to the host μ Controller's Interrupt Request input. This output has a low impedance pull down to V_{SS} when active and is high impedance when inactive.
4	D7	BI)
5	D6	BI)
6	D5	BI)
7	D4	BI) 8-bit bi-directional 3-state μ Controller interface data lines
8	D3	BI)
9	D2	BI)
10	D1	BI)
11	D0	BI)
12	RDN	I/P	Read. An active low logic level input used to control the reading of data from the device into the host μ Controller.
13	WRN	I/P	Write. An active low logic level input used to control the writing of data into the device from the host μ Controller.
14	V_{SS}	Power	The negative supply rail (ground).
15	DOC 2	O/P) Connections to the Rx level measurement.
16	DOC 1	O/P) circuitry. A capacitor should be connected) from each pin to V_{SS} .
17	V_{BIAS}	O/P	A bias line for the internal circuitry, held at $\frac{1}{2} V_{DD}$. This pin must be decoupled to V_{SS} by a capacitor mounted close to the device pins.
18	RXFB	O/P	The output of the Rx input amplifier and the input to the Rx filter.
19	RXIN	I/P	The input to the Rx input amplifier.
20	N/C		No internal connection, do not use.

Package E1	Signal		Description
Pin No.	Name	Type	
21	TXOP2	O/P) Two-point modulator signal output from the device. TXOP2 is in-phase with TXOP1.)
22	TXOP1	O/P	
23	TXRFEN	O/P	Tx RF enable. Control line to enable an external RF power amplifier stage. This signal is also available via the parallel μ Controller interface.
24	A2	I/P) Three logic level register select inputs.)
25	A1	I/P	
26	A0	I/P	
27	CSN	I/P	Chip Select. An active low logic level input to the device, used to enable a data read or write operation.
28	V _{DD}	Power	The positive supply rail. Levels and voltages are dependent upon this supply. This pin should be decoupled to V _{SS} by a capacitor.

Notes: I/P = Input
O/P = Output
BI = Bidirectional 3-state Input/Output
NC = No Connection

1.4 External Components



Typical Values:

R1	1MΩ	± 5%	C1	0.1μF)	C5	100pF)
R2	Note 1	± 10%	C2	33pF)	C6	6.8nF)
R3	100kΩ	± 10%	C3	33pF) ± 20%	C7	6.8nF) ± 20%
R4	100kΩ	± 10%	C4	0.1μF)	C8	0.1μF)
X1	4.9152 MHz	(ref. section 1.7.1)						

Notes:

1. R2, R3, C4 and C5 form the gain components for the Rx INPUT. R2 should be chosen as required by the signal input level, using the following formula:

$$\text{Gain} = -R3/R2$$

2. Connections labelled 'N/C': No internal connection, do not use.

Figure 2 Recommended External Components

To achieve good noise performance it is very important to decouple V_{DD} and V_{BIAS} and to protect the receive path from extraneous in-band signals. It is recommended that the printed circuit board is laid out with a ground plane in the CMX989 area to provide a low impedance connection between the V_{SS} pin and the V_{DD} and V_{BIAS} decoupling capacitors. It is also important to provide a low impedance connection between the Xtal capacitors (C1 and C2) and the ground plane.

1.5 General Description

This device performs the data encapsulation and synchronisation functions of the Medium Access Control (MAC) layer part of the CDPD specification, as well as the generation of baseband signals in the physical layer, all of which are specifically for the Mobile End Station (M-ES). For details of the system requirements and telegram formats, the user is referred to "Cellular Digital Packet Data System Specification" (Release 1.1), Volumes 1 to 5, currently available from:

CDPD Industry Input Coordinator
Cellular Digital Packet Data System Specification
650 Town Center Drive, Suite 820
Costa Mesa, CA 92626
United States of America

1.5.1 Principles of Operation

The CMX989 functions (as shown in the block diagram of Figure 1) may be accessed and/or controlled via memory mapped 8-bit registers connected to the host μ Controller parallel bus interface. Write registers allow the device to be set up, controlled and used for transmission of data. Read registers allow received data to be read and the status of the CMX989 to be monitored. There are several registers which can be used to assist end-product manufacture and test and related system test.

It is assumed that many applications will be assisted by the use of interrupt routines, so various functions within the device will cause a hardware interrupt, eg: when received data is available to be read or space is available to write data for transmission. Each hardware interrupt source may be individually disabled (masked) or enabled. The interrupt pin (IRQN) is reset high by a read of either IRQ FLAGS or IRQ FLAGS 2 registers and the bits read from these registers and the STATUS register reflect the status of the CMX989 at the time the read is performed. The IRQ FLAGS, IRQ FLAGS2 and STATUS registers can be polled (without the use of a hardware interrupt routine call) if this is preferred.

For reference, the structures of the Reverse and Forward Channel transmissions are shown in Figures 3 and 4.




Figure 3 Reverse Channel Transmission Structure




Figure 4 Forward Channel Transmission Structure

1.5.2 Detailed Function List

1.5.2.1 Separate 141-byte Tx and Rx data buffers, organized as byte-wide CDPD frame FIFOs

- Large enough to hold an entire maximum length (136-byte) CDPD frame
- Decouples host CPU and CDPD airlink to provide opportunities for CPU powersave and relaxed service routine timing requirements
- Rx management automatically flushes erroneous frames and resynchronises Rx buffer on valid frame synchronization
- Empty/full status
- Tx frames are written byte-by-byte style and separated from subsequent frames by writing to an end of frame marker
- Rx frames are read byte-by-byte with each frame boundary indicated by an IRQ and related status
- Read and write status/IRQ handshake paces each byte transferred to and from FIFOs

1.5.2.2 Encapsulates/de-encapsulates CDPD frames to/from over-air signal systems

- Completed Reed-Solomon block encode and decode with automated 'fill' function for partially filled Tx blocks
- Colour Code automatically extracted from Rx stream and inserted into Tx stream
- Pseudo-random number scrambling
- Status flags available for reading or to IRQ on: number of errors corrected in Rx Reed-Solomon block, number errors in forward sync word, Rx busy/idle, Rx Colour Code, MDBS decode, etc.

1.5.2.3 19.2kbps (BT = 0.5) GMSK modem data pump

- Discriminator Rx interface
- Rx frame synchronisation recognizer triggers internal 'upper layer' processing
- Intelligent Tx emission triggering:
 - Tx emission start is synchronized to Rx Busy/Idle flag timing
 - Tx FIFO may be loaded before issuing an emission request or emission request may be issued first and remains pending until Tx FIFO is loaded with enough data to generate a Reed-Solomon block
 - Host μ Controller and TXRFEN signals available to enable ramp-up and ramp-down control of external RF power amplifier stage
- Dual, independent gain controlled Tx outputs for low frequency response transmit VCO architecture

1.5.3 Software Description**Write Only Registers**

Register Address			Register Name	Function							
A2	A1	A0	Write to Modem	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0	0	0	TX DATA BUFFER	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0	0	1	TX COLOUR CODE	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0	1	0	TX CONTROL	0	0	0	FORCE COLOUR CODE	ENDSEQ	ENDFRM	START	ENABTX
0	1	1	RX CONTROL	RESET	0	0	ZERO POWER	ENABRX	← SYNC ERROR LIMIT →		
1	0	0	RX MODEM CONTROL	0	0	LEVRES		AQLEV	AQBC	PLLBW	
1	0	1	TX MODEM CONTROL	← MOD 2 GAIN →				← MOD 1 GAIN →			
1	1	0	IRQ MASK	SYNCM	DECM	IDLEM	TXM	COLOURM	ERRM	RXM	RXFRMM
1	1	1	IRQ MASK 2	BLKRDY M	0	RXDEBUG	TXWITHNORX	TXRFM	RXPULSE	RX Bit 1	RX Bit 0

Read Only Registers

Register Address			Register Name	Function							
A2	A1	A0	Read from Modem	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0	0	0	RX DATA BUFFER	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0	0	1	RX COLOUR CODE	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0	1	0	STATUS	SYNC	DEC	IDLE	0	TXRFEN	ERR	0	0
0	1	1	IRQ FLAGS	SYNCF	DECF	IDLEF	TXF	COLOURF	ERRF	RXF	RXFRMF
1	0	0	RX ERROR DATA	← CORRECTED ERRORS →				OVER8	← SYNC ERRORS →		
1	0	1	IRQ FLAGS 2	BLKRDYF	ENV	EOPN	0	TXRFF	0	0	0
1	1	0	*** reserved ***	0	0	0	0	0	0	0	0
0	1	1	*** reserved ***	0	0	0	0	0	0	0	0

Write Only Register Description

TX DATA BUFFER Register (Hex address \$00)

This is a write only register of the Tx Data Buffer. It should be written in response to a TXF IRQ FLAG being set to "1". Bit 7 is the msb. The interval between TXF interrupts varies from approximately 16µs to 22ms, depending on the position within the internal data processing sequence.

TX COLOUR CODE Register (Hex address \$01)

This is a write only register of the Tx Colour Code. This value for the Tx Colour Code is used when the FORCE COLOUR CODE (Bit 4 of the TX CONTROL register) bit is set to "1". Bit 7 is the msb.

TX CONTROL Register (Hex address \$02)

(Bits 7,6 and 5)	Unused, set to "0"
FORCE COLOUR CODE (Bit 4)	When this bit is "1" the Colour Code transmitted in the first block of the Reverse Channel will be the byte defined in the TX COLOUR CODE register. When this bit is "0" the Colour Code transmitted will be the Colour Code byte previously received on the Forward Channel and recorded in the RX COLOUR CODE read-only register.
ENDSEQ (Bit 3)	Write a "1" to this bit when the last byte of the last frame in the sequence has loaded.
ENDFRM (Bit 2)	At the end of every frame (2-136 bytes) write a "1" to this bit.
START (Bit 1)	Write a "1" to this bit to start the transmission on the Reverse Channel at the next available slot.
ENABTX (Bit 0)	When this bit is "1" the Tx (Reverse Channel) is enabled. When this bit is "0" the Tx (Reverse Channel) is disabled and enters a powersave condition. In this condition the TXOP1 and TXOP2 outputs are at V_{BIAS} .

RX CONTROL Register (Hex address \$03)

RESET (Bit 7)	Write a "1" followed by a "0" to this bit just after power up to reset all the write registers.
(Bits 6 and 5)	Unused, set to "0".
ZERO POWER (Bit 4)	When this bit is set to "0" the whole device is disabled and set to minimum power including the crystal oscillator. Allow 20ms for the crystal oscillator to stabilise when coming out of this zero-power state.
ENABRX (Bit 3)	When this bit is "1" the Rx (Forward Channel) is enabled. When this bit is "0" the Rx (Forward Channel) is disabled and enters a powersave condition.
SYNC ERROR LIMIT (Bits 2, 1 and 0)	This 3-bit number specifies the greatest number of bits that can be in error in the synchronisation word. Bit 2 is the msb. If the synchronisation word is recognised with less than or equal to this number of errors, the SYNCF bit is set to "1" and the actual number of errors is loaded into SYNC ERRORS (Bits 2, 1 and 0 of the RX ERROR DATA register). The RXDATA in that block is then processed.

RX MODEM CONTROL (Hex address \$04)

This register is for test purposes only and should be set to all “00001100” for normal operation.

(Bits 7 and 6) Unused, set to “0”

LEVRES (Bits 5 and 4) These two bits set the response time of the Rx signal amplitude and dc offset measuring circuits according to the table below:

B5	B4	Setting	Action
0	0	Peak Averaging	Track input signal using bit peak averaging
0	1	Peak Detect	Track input signal using peak detect
1	0	Lossy Peak Detect	Track input signal using lossy peak detection
1	1	Hold	Keep current values of amplitude and offset

This setting will be temporarily overridden by the automatic sequencing of an AQLEV command.

AQLEV (Bit 3) Whenever the AQLEV bit is set to “0” it initiates an automatic sequence designed to measure the amplitude and dc offset of the received signal as rapidly as possible. This sequence involves setting the measurement circuits to respond quickly at first, then gradually increasing their response time, hence improving the measurement accuracy, until the ‘normal’ value set by the LEVRES bits is reached.

Setting this bit to “1” (or changing it from “0” to “1”) has no effect.

AQBC (Bit 2) Whenever the AQBC bit is set to “0” it initiates an automatic sequence designed to achieve bit timing synchronisation with the received signal as quickly as possible. This involves setting the Phase Locked Loop of the received bit timing extraction circuits to its widest bandwidth, then gradually reducing the bandwidth as timing synchronisation is achieved, until it reaches the ‘normal’ value set by the PLLBW bits.

Setting this bit to “1” (or changing it from “0” to “1”) has not effect.

PLLBW (Bits 1 and 0) These two bits set the bandwidth of the Rx clock extraction PLL circuit according to the table below:

B1	B0	PLL Bandwidth	Suggested Use
0	0	Medium	Wide tolerance Xtals or long preamble acquisition
0	1	Wide	Quick acquisition
1	0	Narrow	± 20 ppm or better Xtals
1	1	Hold	Signal fades

This setting will be temporarily overridden by the automatic sequencing of an AQBC command.

TX MODEM CONTROL Register (Hex address \$05)

MOD 2 GAIN
(Bits 7, 6, 5 and 4)

These bits control the amplitude of the TXOP2 output according to the table below.

(Bit 7)	(Bit 6)	(Bit 5)	(Bit 4)	GAIN (dB)
0	0	0	0	OFF (o/p at V_{BIAS})
0	0	0	1	-5.6
0	0	1	0	-5.2
0	0	1	1	-4.8
0	1	0	0	-4.4
0	1	0	1	-4.0
0	1	1	0	-3.6
0	1	1	1	-3.2
1	0	0	0	-2.8
1	0	0	1	-2.4
1	0	1	0	-2.0
1	0	1	1	-1.6
1	1	0	0	-1.2
1	1	0	1	-0.8
1	1	1	0	-0.4
1	1	1	1	0.0

MOD 1 GAIN
(Bits 3, 2, 1 and 0)

These bits control the amplitude of the TXOP1 output according to the table below.

(Bit 3)	(Bit 2)	(Bit 1)	(Bit 0)	GAIN (dB)
0	0	0	0	OFF (o/p at V_{BIAS})
0	0	0	1	-5.6
0	0	1	0	-5.2
0	0	1	1	-4.8
0	1	0	0	-4.4
0	1	0	1	-4.0
0	1	1	0	-3.6
0	1	1	1	-3.2
1	0	0	0	-2.8
1	0	0	1	-2.4
1	0	1	0	-2.0
1	0	1	1	-1.6
1	1	0	0	-1.2
1	1	0	1	-0.8
1	1	1	0	-0.4
1	1	1	1	0.0

IRQ Mask Register (Hex address \$06)

These bits prevent interrupts from occurring as detailed below:

SYNCM (Bit 7)	When this bit is set to "1" the SYNC interrupt will be gated out to the IRQN pin. When this bit is set to "0" the SYNC interrupt will be inhibited. This bit has no effect on the contents of the STATUS register.
DECM (Bit 6)	When this bit is set to "1" the DEC interrupt will be gated out to the IRQN pin. When this bit is set to "0" the DEC interrupt will be inhibited. This bit has no effect on the contents of the STATUS register.
IDLEM (Bit 5)	When this bit is set to "1" the IDLE interrupt will be gated out to the IRQN pin. When this bit is set to "0" the IDLE interrupt will be inhibited. This bit has no effect on the contents of the STATUS register.
TXM (Bit 4)	When this bit is set to "1" the TX interrupt will be gated out to the IRQN pin. When this bit is set to "0" the TX interrupt will be inhibited. This bit has no effect on the contents of the STATUS register.
COLOURM (Bit 3)	When this bit is set to "1" the COLOUR interrupt will be gated out to the IRQN pin. When this bit is set to "0" the COLOUR interrupt will be inhibited. This bit has no effect on the contents of the STATUS register.
ERRM (Bit 2)	When this bit is set to "1" the ERR interrupt will be gated out to the IRQN pin. When this bit is set to "0" the ERR interrupt will be inhibited. This bit has no effect on the contents of the STATUS register.
RXM (Bit 1)	When this bit is set to "1" the RX interrupt will be gated out to the IRQN pin. When this bit is set to "0" the RX interrupt will be inhibited. This bit has no effect on the contents of the STATUS register.
RXFRMM (Bit 0)	When this bit is set to "1" the RXFRM interrupt will be gated out to the IRQN pin. When this bit is set to "0" the RXFRM interrupt will be inhibited. This bit has no effect on the contents of the STATUS register.

IRQ MASK 2 Register (Hex address \$07)

This register is the counterpart to IRQ FLAGS 2 register. Apart from TXRFM and possibly BLKRDYM, the bits in this register are mainly for test purposes and should be set to all "0s" for normal operation.

BLKRDYM (Bit 7)	When this bit is set to "1" the BLKRDY interrupt will be gated out to the IRQN pin. When this bit is set to "0" the BLKRDY interrupt will be inhibited. This bit has no effect on the contents of the STATUS register.
(Bit 6)	Unused, set to "0".
RXDEBUG (Bit 5)	When this bit is "1" the Rx (Forward Channel) will load data every 420 bits, without detecting a sync word. When this bit is "0" the device operates normally. This bit is normally used for debugging only, but could be used in conjunction with bit error rate measurements.
TXWITHNORX (Bit 4)	When this bit is "1" the Tx (Reverse Channel) will transmit without waiting for the Rx (Forward Channel) to synchronise as required by the CDPD specification (Release 1.1, Part 402, Section 5.3.1, Figure 402-16). When this bit is "0" the device operates normally.
TXRFM (Bit 3)	When this bit is set to "1" the TXRF interrupt will be gated out to the IRQN pin. When this bit is set to "0" the TXRF interrupt will be inhibited. This bit has no effect on the contents of the STATUS register.
RXPULSE (Bit 2)	When the two bits "RX Bit 1" and "RX Bit 0" are set appropriately and this bit has "1" written to it, an internal test sequence will be clocked into the Reed-Solomon decoder and the receiver will output the bits as required by the CDPD specification (Release 1.1, Part 402, Appendix 402-A, Table 402-8).
RX Bit 1, RX Bit 0 (Bits 1 and 0)	These two bits set the internally generated test sequence for the receiver according to the table below:

Bit 1	Bit 0	Function
0	0	Normal operation
0	1	Test sequence 0 errors
1	0	Test sequence 8 errors
1	1	Test sequence 9 errors

Read Only Register Description

RX DATA BUFFER Register (Hex address \$00)

This is a read-only register of the receive data buffer. It should be read in response to an RXF IRQ FLAG being set to "1". Bit 7 is the msb. The interval between RXF interrupts varies from approximately 16µs to 22ms, depending on the position within the internal data processing sequence.

RX COLOUR CODE Register (Hex address \$01)

This is a ready-only register of the Colour Code on the Rx (Forward Channel). It is updated every time the SYNCF IRQ FLAG is set to "1". Bit 7 is the msb.

STATUS Register (Hex address \$02)

This is a read-only register that contains the status of the various functions on the device as described below:

SYNC (Bit 7) This bit is set to "1" if a Forward Channel synchronisation word has been received successfully. (See SYNC ERRORS and SYNC ERROR LIMIT). This bit is reset to "0" when the sync word has not been detected for more than 420 bits (i.e. sync lost).

DEC (Bit 6) This bit indicates the decode status of the Mobile Data Base Station (MDBS) on the Forward Channel. This bit is set to "1" when the station fails to decode data successfully, and is reset to "0" when the station is successful in decoding data. This bit will only change and be valid if SYNC (Bit 7) is set to "1".

IDLE (Bit 5) This bit indicates the activity of the Mobile Data Base Station (MDBS) on the Forward Channel. This bit is set to "1" when the station is in an IDLE state, and reset to "0" when the station is in a BUSY state. This bit will only change and be valid if SYNC (Bit 7) is set to "1". The value of this bit is not specified if SYNC (Bit 7) is reset to "0".

The IDLE bit is derived from a majority decision on the most recently received group of five consecutive busy/idle bits, as in the CDPD specification (Release 1.1, Part 402, Section 4.5, Figure 402-7).

The first block of data received in the Forward Channel will not output any data until the sync word has been found. Once this has been found, the majority decision of the most recent group of busy/idle bits will be output in the STATUS register, and the IDLEF bit will be set to "1" in the IRQ FLAGS register.

The next six groups of busy/idle bits generate IDLE bits as they are received and, so long as the sync word remains correct, these successive IDLE bits are output as the groups of busy/idle bits are received.

(Bit 4) Unused, will be set to "0".

TXRFEN (Bit 3) This bit is set to "1" approximately two bits (104µs) before the dotting sequence leaves TXOP1 or TXOP2 outputs and is reset to "0" at the end of transmission from TXOP1 and TXOP2. This signal is also available as a direct output on the TXRFEN pin, where it can be used to enable an external RF power amplifier stage.

ERR
(Bit 2)

This bit indicates whether the data currently being read out from RX DATA BUFFER has any errors. If this bit is set to "1" there are errors that cannot be corrected and the host μ Controller should discard all data in the present frame as that frame cannot be successfully completed. It will then search and re-synchronise to the next frame flag, before making any more data available. When this bit is set to "0" there are no errors in the block currently being read.

Note: Due to the CMX989's internal buffer, the data currently being read at the CMX989/ μ Controller interface may be up to 5 Reed-Solomon blocks older than the data currently being received at the CMX989/FM demodulator interface.

(Bits 1 and 0)

Unused, will be set to "0".

IRQ FLAGS Register (Hex address \$03)

This is a read-only register that contains flags to indicate the source of an interrupt, as described below:

SYNCF (Bit 7)	This bit is set to "1" when the device has decoded the sync word on the Forward Channel. It also is set to "1" if, after detecting sync, it fails to detect it 420 bits later, indicating sync has been lost. The state of the sync can be read from the STATUS register. This bit is reset to "0" after a "read" of the IRQ FLAGS register. When this bit is set to "1" an interrupt may be generated, depending on the state of the IRQ MASK register.
DECF (Bit 6)	This bit is set to "1" when the decode status of the Mobile Data Base Station (MDBS) in the Forward Channel changes state. The decode state can be read from the STATUS register. This bit is reset to "0" after a "read" of the IRQ FLAGS register. When this bit is set to "1" an interrupt may be generated depending on the state of the IRQ MASK register.
IDLEF (Bit 5)	This bit is set to "1" when the idle status of the Mobile Data Base Station (MDBS) in the Forward Channel changes state. The idle state can be read from the STATUS register. This bit is reset to "0" after a "read" of the IRQ FLAGS register. When this bit is set to "1" an interrupt may be generated depending on the state of the IRQ MASK register.
TXF (Bit 4)	This bit provides handshaking flow control when writing data bytes to the Tx (Reverse Channel) data buffer. It is set to "1" whenever the buffer is not full and new data can be loaded in to the TX DATA BUFFER register. It is reset to "0" after a "write" to the TX DATA BUFFER register. When this bit is set to "1" an interrupt may be generated depending on the state of the IRQ MASK register. The interval between TXF interrupts varies from approximately 16µs to 22ms, depending on the position within the internal data processing sequence.
COLOURF (Bit 3)	This bit is set to "1" when a colour code is successfully received on the Forward Channel and placed in the RX COLOUR CODE register. It is reset to "0" after a read of the IRQ FLAGS register. When this bit is set to "1" an interrupt may be generated depending on the state of the IRQ MASK register.
ERRF (Bit 2)	This bit is set to "1" when the ERR status changes. This bit is reset to "0" after a "read" of the IRQ FLAGS register. When this bit is set to "1" an interrupt may be generated depending on the state of the IRQ MASK register.
RXF (Bit 1)	This bit provides handshaking flow control when reading data bytes from the Rx (Forward Channel) data buffer. It is set to "1" whenever the buffer is not empty and data is available to be read from the RX DATA BUFFER register. It is reset to "0" after a "read" of the RX DATA BUFFER register. When this bit is set to "1" an interrupt may be generated depending on the state of the IRQ MASK register. The interval between RXF interrupts varies from approximately 16µs to 22ms, depending on the position within the internal data processing sequence.
RXFRMF (Bit 0)	This bit is used when reading the receiver data. It is set to "1" when the byte about to be read from the receiver data buffer is the first byte of a new frame. It is reset to "0" after a "read" of the IRQ FLAGS register. When this bit is set to "1" an interrupt may be generated depending on the state of the IRQ MASK register.

RX ERROR DATA Register (Hex address \$04)

This is a read-only register that contains receiver performance data.

CORRECTED ERRORS (Bits 7, 6, 5 and 4)	This 4-bit number indicates the number of Reed-Solomon symbol errors before error correction that are in the most recently received 63-symbol Reed-Solomon block. They are updated every time the SYNCF bit is set in the IRQ FLAGS register. Bit 7 is the msb.
OVER8 (Bit 3)	This bit is set to "1" if the most recently received Reed-Solomon block has greater than 8 errors. i.e. the data has too many errors to enable the Reed-Solomon error correction to work. It is updated every time the SYNCF bit is set in the IRQ FLAGS register and is reset to "0" if 8 errors or fewer are encountered.
SYNC ERRORS (Bits 2, 1 and 0)	This 3-bit number indicates the number of errors in the most recently received synchronisation word. It is updated whenever the synchronisation word is in error less than or equal to the number specified by the SYNC ERROR LIMIT bits of the RX CONTROL register. It also implies the synchronisation word has been received successfully and sets the SYNC bit to "1" (See STATUS register above). Bit 2 is the msb.

Note: These bits all refer to the data most recently received at the Rx input and are NOT necessarily the same as previously received and buffered data which is currently being read by the CMX989's host μ Controller.

IRQ FLAGS 2 Register (Hex address \$05)

Bits 5 and 6 of this register are for test purposes only and their contents should be ignored during normal operation.

BLKRDYF (Bit 7)	This is the “Block Ready Flag” and is set to “1” when the receiver decodes the currently received Reed-Solomon block. It is reset to “0” after a read of the IRQ FLAGS 2 register. When this bit is set to “1” an interrupt may be generated depending on the state of the IRQ MASK 2 register.
ENV (Bit 6)	A circuit monitors the DOC voltage levels, which are an indication of the received signal amplitude envelope. If the DOC voltages are more than 6% of V_{DD} apart (0.3V when $V_{DD} = 5.0V$) then this bit will be set to “1”. It is reset to “0” when the DOC voltages are less than 6% of V_{DD} apart. Note: The ENV output will also be triggered when receiving high levels of noise or other in-band signals.
EOPN (Bit 5)	A circuit monitors the receive waveform. If the received signal remains close to the centre of the received data levels (as stored on the DOC capacitors) for more than approximately 3 bit-times then this bit will be set to “1”. If the input signal level goes towards either of the DOC capacitor values this bit will be set to “0”. Note: When a data signal is not being received and the DOC capacitors have discharged or if there are high levels of noise then the value of the EOPN bit will be unreliable and so it should be used in conjunction with the ENV bit.
(Bit 4)	Unused, will be set to “0”.
TXRFF (Bit 3)	This bit is set to “1” when the Tx RF enable bit (TXRFEN) changes state. This bit is reset to “0” after a “read” of the IRQ FLAGS 2 register. When this bit is set to “1” an interrupt may be generated depending on the state of the IRQ MASK 2 register.
(Bits 2, 1 and 0)	Unused, will be set to “0”.

Acquisition of a CDPD channel

The first thing that the device will be required to do is to search for a CDPD Forward Channel data stream.

The sequence below describes how to do this:

1. The likely presence of an Rx data stream (CDPD Forward Channel modulation) may be indicated by the RSSI in a process which is separate from, and external to, the CMX989. Simultaneously, the CMX989 can search for a CDPD Forward Channel synchronization word, as follows:
2. Write "1" to ZERO POWER and "1" to ENABRX (Bits 4 and 3 of the RX CONTROL register) to enable the crystal and the receiver. Also set the SYNC ERROR LIMIT (Bits 2, 1 and 0 of the RX CONTROL register) to a binary value from 0 to 5, depending on the number of errors that can be tolerated in the Forward Channel synchronization word.
3. Write "1" to SYNCM (Bit 7 of the IRQ MASK register) to enable the detection on interrupt of the forward synchronization word.
4. The device will now interrupt when a CDPD Forward Channel synchronization word has been detected. An additional local timer could be set to give a timeout after which the host μ Controller could initiate a change of RF channel to search elsewhere for a CDPD Forward Channel stream.
5. When the interrupt occurs, read the IRQ FLAGS register to confirm and clear the SYNCF flag and read the STATUS register to check the SYNC bit. The SYNCM bit can be left set to "1" as further interrupts would indicate that the device has lost the forward synchronization. Appropriate action should then be taken. However the user may wish to disable it, as the CDPD Reed-Solomon decoder has the ability to indicate when the data has lost its integrity. Loss of the channel or corruption of the data is indicated by errors in the synchronization word and/or errors in a Reed-Solomon decoded data block (RX ERROR DATA register).
6. The RX ERROR DATA register may also be used in the initial acquisition of the channel as detailed in the CDPD specification (Release 1.1, Part 402, Section 3.2.3).

Receive

Having found a CDPD Forward Channel stream, the data can be read using the following sequence:

1. Write a "1" to ERRM, a "1" to RXM and a "1" to RXFRMM (Bits 2, 1 and 0 of the IRQ MASK register), to enable the Rx Error IRQ, the Rx Data IRQ and the Rx Frame Flag IRQ respectively.
2. An RXFRMF interrupt (Bit 0 of the IRQ FLAGS register) indicates that the next byte to be read from the RX DATA BUFFER register is the first byte of a new frame. The contents of the RX DATA BUFFER register prior to the first RXFRMF interrupt event after ENABRX is set to "1" are automatically discarded when the first RXFRMF interrupt occurs. RXF interrupts are also disabled until the first RXFRMF interrupt occurs.
3. Using the RXF interrupt (Bit 1 of the IRQ FLAGS register) as a handshake, data can be read from the device. RXF set to "1" indicates that another byte can be read from the RX DATA BUFFER register. When RXF remains at "0", the buffer is empty. The frame boundaries are indicated by the RXFRMF interrupt (Bit 0 of the IRQ FLAGS register). Note that the host μ Controller should continuously read bytes from the RX DATA BUFFER register and then re-assemble the frame within the host μ Controller's memory, rather than wait for a complete frame (indicated by the next RXFRMF interrupt) before starting data transfer. Since the frame size is not an integer multiple of the block size, overflow will eventually occur if data is only transferred on frame boundaries.

4. If an ERRF interrupt (Bit 2 of the IRQ FLAGS register) and ERR (Bit 2 of the STATUS register) occur, the host μ Controller will be expected to discard the bytes that it has already read from the receiver, which are associated with the unfinished frame. It must then wait for the next Frame flag (RXFRMF) in order to continue. Any unread contents of the RX DATA BUFFER are automatically discarded and no further RXF interrupts will be generated until the next Frame flag (RXFRMF) interrupt occurs.
5. As the device can buffer up to 4 Reed-Solomon blocks i.e. $4 \times 47 \times 6 = 1128$ bits = 141 bytes, in addition to the Reed-Solomon block it is currently decoding, it may be more convenient for the host μ Controller to use BLKRDYF and BLKRDYM (Bit 7 of the IRQ MASK 2 register and Bit 7 of the IRQ FLAGS 2 register) as a form of counter, such that after 1, 2, 3, or 4 "Block Ready" interrupts, the host μ Controller empties the receive buffer in one go. Since, in this case, there is no way of knowing when the buffer is empty, an external timeout or byte counter is also required.
6. There is no buffer full indication, so if the RX DATA BUFFER register is not sufficiently empty when the fifth block has been processed, the latest received data (i.e. the fourth block) will be overwritten by the just completed fifth block.

Transmit

The host μ Controller then processes the frames and decides upon a reply. Gaining access and replying on the Reverse Channel can be done as follows:

1. Before starting a transmission the COLOURF flag (Bit 3 of the IRQ FLAGS register) should be checked to have been set to "1" to ensure the correct Colour Code is used on the Reverse Channel (this could be done whilst also reading the STATUS register during receive).
2. The IDLEF flag (Bit 5 of the IRQ FLAGS register) and the IDLE bit (Bit 5 of the STATUS register) should be checked to see if the Forward Channel is free. If the IDLE bit is "1" the channel is free, if it is "0" then there is communication with another system and the host μ Controller will enter the DEFER state according to the CDPD specification (Release 1.1, Part 402, Sections 5.3.3.1 and 5.3.3.2).
3. With the IDLE bit confirming a free channel, set the desired MOD1 and MOD2 output gains in the TX MODEM CONTROL register, then write "1" to TXRFM (IRQ MASK 2 register, Bit 3) and write "1" to ENABTX (TX CONTROL register, Bit 0). This will take the Tx processing circuits out of powersave, so that blocks of data can then be loaded.
4. Up to 4 Reed-Solomon blocks (i.e. $4 \times 47 \times 6 = 1128$ bits = 141 bytes of data) can be loaded contiguously on a byte-by-byte basis. Before any further data is loaded, the transmission must be started. This is done by writing "1" to START (Bit 1 of the TX CONTROL register), to indicate the start of data, i.e. the dotting sequence, reverse synchronization Colour Code (from the Forward Channel) and the first frame byte will automatically be sent before the data in the buffer is despatched.
5. Write the data into the TX DATA BUFFER register a byte at a time, using the IRQN pin and the handshaking of the TXF flag (Bit 4 of the IRQ FLAGS register). TXF set to "1" indicates that another byte can be loaded into the TX DATA BUFFER register. When TXF remains at "0", the buffer is full.
6. At each frame boundary write a "1" to ENDFRM (Bit 2 of the TX CONTROL register).
7. At the end of the transmission sequence, write "1" to ENDSEQ (Bit 3 of the TX CONTROL register). This will fill up the last Reed-Solomon block with "1"s and send it with the continuity indicator set to "0" (see the CDPD specification: Release 1.1, Part 402, Section 4.6.4).

8. The Tx buffer can be kept full and serviced with an interrupt routine. There is no buffer empty indication and failure to provide data after writing the START bit will cause the device to send undefined data. Transmission of data does not begin until one complete block has been loaded into the Tx buffer.
9. The transmission will automatically start within 8 bit-times of the last bit of an idle flag (see the CDPD specification: Release 1.1, Part 402, Section 5.3.1). Approximately two bit-times (104µs) before the transmission is present at the TXOP1 and TXOP2 pins, the TXRFEN pin will be set to "1" and the TXRFEN bit (STATUS register Bit 3) will also be set to "1". The interrupt flag TXRFF (Bit 3 of the IRQ FLAGS 2 register) will also be set to "1" and an interrupt (IRQN) will be generated if the mask has previously been enabled (TXRFM, Bit 3 of the IRQ MASK 2 register set to "1").
10. Completion of the last Reed-Solomon block transmission will cause the TXRFEN pin to be reset to "0" and the TXRFEN bit (STATUS register Bit 3) will also be reset to "0". The interrupt flag TXRFF (Bit 3 of the IRQ FLAGS 2 register) will be set to "1" and an interrupt (IRQN) will be generated if the mask has previously been enabled (TXRFM, Bit 3 of the IRQ MASK 2 register set to "1"). Finally, the outputs TXOP1 and TXOP2 will go to VBIAS.

ENABTX (Bit 0 of the TX CONTROL register) should then be reset to "0", if required.

11. DECF (Bit 6 of the IRQ FLAGS register) and DEC (Bit 6 of the STATUS register) should be monitored to determine whether the M-ES Reverse Channel transmitted data has been decoded correctly by the MDBS.

1.7 Performance Specification

1.7.1 Electrical Performance

1.7.1.1 Absolute Maximum Ratings

Exceeding these maximum ratings can result in damage to the device.

	Min.	Max.	Units
Supply ($V_{DD} - V_{SS}$)	-0.3	7.0	V
Voltage on any pin to V_{SS}	-0.3	$V_{DD} + 0.3$	V
Current into or out of V_{DD} and V_{SS} pins	-30	+30	mA
Current into or out of any other pin	-20	+20	mA

E1 Package	Min.	Max.	Units
Total Allowable Power Dissipation at $T_{amb} = 25^{\circ}\text{C}$		400	mW
... Derating		5.3	mW/ $^{\circ}\text{C}$
Storage Temperature	-55	+125	$^{\circ}\text{C}$
Operating Temperature	-40	+85	$^{\circ}\text{C}$

1.7.1.2 Operating Limits

Correct operation of the device outside these limits is not implied.

	Notes	Min.	Max.	Units
Supply ($V_{DD} - V_{SS}$)		2.7	5.5	V
Operating Temperature		-40	+85	$^{\circ}\text{C}$
Xtal Frequency		4.9149	4.9155	MHz

1.7.1.3 Operating Characteristics

For the following conditions unless otherwise specified:

Xtal Frequency = 4.9152MHz, Bit Rate = 19.2k bits/sec, Noise Bandwidth = Bit Rate,
 $V_{DD} = 3.0V$ to $5.5V$, $T_{amb} = -40^{\circ}C$ to $+85^{\circ}C$ and $V_{DD} = 2.7V$ at $T_{amb} = 25^{\circ}C$.


	Notes	Min.	Typ.	Max.	Units
DC Parameters					
I_{DD} (zero-power) at $V_{DD} = 3.0V$	1	–	1.0	10.0	μA
I_{DD} (zero-power) at $V_{DD} = 5.0V$	1	–	1.0	10.0	μA
I_{DD} (Rx only) at $V_{DD} = 3.0V$	1	–	1.0	1.5	mA
I_{DD} (Rx only) at $V_{DD} = 5.0V$	1	–	2.0	3.0	mA
I_{DD} (Tx only) at $V_{DD} = 3.0V$	1	–	2.0	3.0	mA
I_{DD} (Tx only) at $V_{DD} = 5.0V$	1	–	3.5	5.2	mA
I_{DD} (Rx and Tx) at $V_{DD} = 3.0V$	1	–	2.0	3.0	mA
I_{DD} (Rx and Tx) at $V_{DD} = 5.0V$	1	–	4.0	6.0	mA
AC Parameters					
Tx Output					
Tx O/P impedance (powersaved)	2	300	500	–	k Ω
Tx O/P impedance (operating)	2	–	1.0	2.5	k Ω
Signal level	7	0.9	1.0	1.1	Vp-p
Tx Processing Delay	9	–	1	–	Bit
TXOP1 or TXOP2 dc level (transmitting "1010...")		TBD	50%	TBD	V_{DD}
(in Tx mode, MOD1 and MOD2 gain OFF)		TBD	50%	TBD	V_{DD}
(in Powersave - Tx mode disabled)		TBD	50%	TBD	V_{DD}
(in zero-power mode)		–	0	–	V
Tx delay from Rx busy/idle flag	10		4		Bits
Rx Input					
Rx I/P pin impedance (at 100Hz)		10	–	–	M Ω
Rx I/P amp open loop voltage gain (I/P = 1mV rms at 100Hz)		–	500	–	V/V
Input signal level	8	0.1	1.0	V_{DD}	Vp-p
Rx Processing Delay	9	–	7	–	Bits
Block error rate at 6dB			0.5		%
Xtal/Clock Input					
'High' pulse width	3	40	–	–	ns
'Low' pulse width	3	40	–	–	ns
Input impedance (at 100Hz)		10	–	–	M Ω
Gain (I/P = 1mV rms at 1kHz)		20	–	–	dB
μC Interface					
Input logic "1" level	4, 5	80%	–	–	V_{DD}
Input logic "0" level	4, 5	–	–	20%	V_{DD}
Input leakage current ($V_{in} = 0$ to V_{DD})	4, 5	-5.0	–	+5.0	μA
Input capacitance	4, 5	–	7.5	–	pF
Output logic "1" level ($I_{OH} = 120\mu A$)	5	90%	–	–	V_{DD}
Output logic "0" level ($I_{OL} = 360\mu A$)	5, 6	–	–	10%	V_{DD}
'Off' state leakage current ($V_{out} = V_{DD}$)	6	–	–	10	μA

Note: 1. Not including any current drawn from the device pins by external circuitry

2. Small signal impedance
3. Timing for an external input to the CLOCK/XTAL pin
4. WRN, RDN, CSN, A0 – A2 pins
5. D0 - D7 pins
6. IRQN pin
7. Measured at TXOP1 and TXOP2 with MOD1/2 gain blocks set to 0dB
8. Measured at RXFB pin
9. Bit period = 52µs
10. The delay of the start of the Tx dotting sequence from the end of a microslot or end of the busy/idle flag. The CDPD specification states 8 bits maximum.

Timing Diagrams

WRITE CYCLE (DATA TO MODEM)



READ CYCLE (DATA FROM MODEM)




Figure 5 µController Parallel Interface Timings

Timing Diagrams (continued)

For the following conditions unless otherwise specified:

Xtal Frequency = 4.9152MHz,

$V_{DD} = 3.0V$ to $5.5V$, $T_{amb} = -40^{\circ}C$ to $+85^{\circ}C$ and $V_{DD} = 2.7V$ at $T_{amb} = 25^{\circ}C$.

		Notes	Min.	Typ.	Max.	Units
μC Parallel Interface Timings (ref. Figure 5)						
t_{ACSL}	Address valid to CSN low time		0	–	–	ns
t_{AH}	Address hold time		0	–	–	ns
t_{CSH}	CSN hold time		0	–	–	ns
t_{CSHI}	CSN high time	12	6	–	–	clock cycles
t_{CSRWL}	CSN to WRN or RDN low time		0	–	–	ns
t_{DHR}	Read data hold time		0	–	–	ns
t_{DHW}	Write data hold time		0	–	–	ns
t_{DSW}	Write data setup time		15	–	–	ns
t_{RHCSL}	RDN high to CSN low time (write)		0	–	–	ns
t_{RACL}	Read access time from CSN low	11	–	–	30	ns
t_{RARL}	Read access time from RDN low	11	–	–	25	ns
t_{RL}	RDN low time		35	–	–	ns
t_{RX}	RDN high to D0-D7 3-state time		–	–	10	ns
t_{WHCSL}	WRN high to CSN low time (read)		0	–	–	ns
t_{WL}	WRN low time		35	–	–	ns

- Notes:**
11. With 30pF max to V_{SS} on D0 - D7 pins
 12. Xtal/Clock cycles at the XTAL/CLOCK pin

1.7.1.3 Operating Characteristics (continued)

TBD

Figure 6 Typical Bit Error Rate

1.7.2 Packaging




Figure 7 28-pin TSSOP Mechanical Outline: Order as part no. CMX989E1

Handling precautions: This product includes input protection, however, precautions should be taken to prevent device damage from electro-static discharge. CML does not assume any responsibility for the use of any circuitry described. No IPR or circuit patent licences are implied. CML reserves the right at any time without notice to change the said circuitry and this product specification. CML has a policy of testing every product shipped using calibrated test equipment to ensure compliance with this product specification. Specific testing of all circuit parameters is not necessarily performed.



Oval Park - LANGFORD
 MALDON - ESSEX
 CM9 6WG - ENGLAND

Telephone: +44 (0)1621 875500
 Telefax: +44 (0)1621 875600
 e-mail: sales@cmlmicro.co.uk
<http://www.cmlmicro.co.uk>



CML Microcircuits

COMMUNICATION SEMICONDUCTORS

CML Product Data

In the process of creating a more global image, the three standard product semiconductor companies of CML Microsystems Plc (*Consumer Microcircuits Limited (UK)*, *MX-COM, Inc (USA)* and *CML Microcircuits (Singapore) Pte Ltd*) have undergone name changes and, whilst maintaining their separate new names (*CML Microcircuits (UK) Ltd*, *CML Microcircuits (USA) Inc* and *CML Microcircuits (Singapore) Pte Ltd*), now operate under the single title **CML Microcircuits**.

These companies are all 100% owned operating companies of the CML Microsystems Plc Group and these changes are purely changes of name and do not change any underlying legal entities and hence will have no effect on any agreements or contacts currently in force.

CML Microcircuits Product Prefix Codes

Until the latter part of 1996, the differentiator between products manufactured and sold from MXCOM, Inc. and Consumer Microcircuits Limited were denoted by the prefixes MX and FX respectively. These products use the same silicon etc. and today still carry the same prefixes. In the latter part of 1996, both companies adopted the common prefix: CMX.

This notification is relevant product information to which it is attached.

Company contact information is as below:



**CML Microcircuits
(UK) Ltd**

COMMUNICATION SEMICONDUCTORS

Oval Park, Langford, Maldon,
Essex, CM9 6WG, England
Tel: +44 (0)1621 875500
Fax: +44 (0)1621 875600
uk.sales@cmlmicro.com
www.cmlmicro.com



**CML Microcircuits
(USA) Inc.**

COMMUNICATION SEMICONDUCTORS

4800 Bethania Station Road,
Winston-Salem, NC 27105, USA
Tel: +1 336 744 5050,
0800 638 5577
Fax: +1 336 744 5054
us.sales@cmlmicro.com
www.cmlmicro.com



**CML Microcircuits
(Singapore) Pte Ltd**

COMMUNICATION SEMICONDUCTORS

No 2 Kallang Pudding Road, 09-05/
06 Mactech Industrial Building,
Singapore 349307
Tel: +65 7450426
Fax: +65 7452917
sg.sales@cmlmicro.com
www.cmlmicro.com